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FOREWORD
This report is a technical summary reporting the progress of a
study conducted by the Digital System Laboratory of the Electrical
Engineering Department, Auburn University, under the auspices of
the Auburn Research Foundation. The study is focused toward fulfillment
of Contract No. NAS8-20163, granted to Auburn Research Foundation,
Auburn, Alabama, by the George C. Marshall Space Flight Center,
National Aeronautics and Space Administration, Huntsville, Alabama.
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ABSTRACT
The digital compensation of a single-axis reference accelerometer
loop is investigated through the application of sampled-data control
theory and time domain analysis. The resulting digital controller is
implemented as a combinational circuit and an arithmetic unit. By
other means,another adjustable, digital, le-3d compensator is developed
and implemented. The problem of interfacing the analog and digital
networks is examined in detail, and an interfacing scheme is pro-
posed. Finally, a presentation of mare sophisticated techniques for
future consideration is included.
iii
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iI . INTRf DUCTION
C. C. Carroll, E{. T. Nagle, Jr., M. Q. Liner,
H. H. Hull, R. J. Robison and R. White
In recent years, two major objectives in the refinement of compen-
sator designs for the single-axis accelerometer loop have been the
miniturization of the packaging techniques, and the improvement ,.f
accurac y . In order to fulfill the acc;aracy requirements, the
current designs employ do analog compensation with ac power amplification.
Although current designs are satisfactory, future applications may
require smaller packaging than can be accomplished for a lumped-parameter,
do analog compensator. Therefore, it is desirable to employ micro-
miniturized integrated circuitry in a digital compensator for the
accelerometer loop.
In this technical report, the compensation of the accelerometer
loop is investigated through the application of several digital
techniques.
Chapter II is devoted to the use of sampled-data theory in the
synthesis of a digital compensator for the stabilization of the
accelerometer control loop. In particular, root locus and Bode plot
techniques are employed in the specification of the digital compensator.
Time domain analysis is used to simulate the compensated system response
to an input test signal.
The implementation of the digital compensator, found in Chapter II,
is approached in two ways, both of which are discussed in detail in
1
%,4
2Chapter III. First, the compensator is implemented with combinational
circuitry; and, second, with an arithmetic unit.
An entirely different design procedure for the digital compensator
is presented in Chapter IV. A schematic diagram of a pulse lead
compensator is shown and its operation is described in detail.
Data conversion achniques are discussed in Chapter V, with
a presentation of several open-loop and closed-loop analog-to-digital
converters. After evaluating, the advantages and disadvantages of
each converter, an interfacing scheme 4 8 selected to be implemented.
Chapter VI describes several interest areas for future consideration.
It is planned to examine the effects of quantizing the signals to be
processed by the digital compensator. Optimal control theory,
applicable to discrete digital systems, is also under consideration
for future study. It is proposed to apply this .'.heory to the
accelerometer control loop to determine a time varying sequence of
numbers t ,.-, be used as the optimal input for the sys`em. The
implementation of the input sequence might be accomplished using
linear sequential machine theory.
1
II. COMPENSATION OF THE CONTROL LOOP
In this chapter, conventional sampled data control analysis techni-
ques are employed to design theoretically and to test a digital
compensation unit for, a single-axis reference accelerometer loop of a
stabilized platform.
General Consideration of the System
The control loop under consideration may be described adequately
by the block diagram of Figure 1. In this block diagram, the loop
is compensated by a digital compensator, D(z).. Other transfer
functions and symbols in Figure 1 are defined:
Ga (s) = transfer function of the accelerometer
Ga (s) _
	
Wn2 /H
(s Z + (^ )
Wn = 184 rad./sec.
H = 105 gm.-cm.2/sec.
Gp (s) = transfer function of the pickoff, preamp, and detector
Gp (s) = 562 volt-dc/rad.
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5Gho (s) = transfer function of a zee,-,-nrdcr hold
1 - .-Ts
Gho (s) _ s	 T = sampling period
GT
 = transfer function of the driver and torque motor
G 	 = 0.417 dyne-cm/volt-d.c.
_/ — is a symbol for an impulse sampler
P- dc = d.c. voltage output of the detector
d(nT) = output of the digital unit
Although an impulse sampler is unrealizable, an impulse sampler
in conjunction with a zero-order hold device is realizable, and it
describes adequately the effect of a physical digital compensating
unit.
The input, R(s), represents a disturbance torque input, while the
output is produced by the torque,motor. A design for a stable
compensated system with a damping ratio, (;, of approximately 0.5 is one
requirement; and, of more importance, it is required that, for a finite
disturbance input, the output of the detector, (- de, be forced to zero
6in minimum time (less than 0.5 seconds). The remainder of this
chapter will be devoted to a discussion of these considerations.
Sampled Data Description of the Control _Loop
For the purpose of sampled data analysis, the block diagram of
Figure 1 is transformed into the block diagram of Figure 2. From
Figure 2 will be derived the closed loop response of the sampled
data system. For this purpose, the following relations are important:
E l (s) = R(s) - C(s)
E2* (s) = Gl(s)El(s)
E3 (s) = D(s)E2*(s)
C(s) = G2(s)E3*(s).
Solving these relations for C(s) in terms of R(s) results in
the following:
D* (s )G2 (s) [ G l (s) R (s) ]*
1 + D*(s)[Gl(s)G2(s)]*
}
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8Although a control ratio, or closed loop transfer function,
cannot be defined, the system stability may still be adjusted by
examining the characteristic equation of C(s) as followsl:
1 + D*(s)[G1(s)G2(s)I* = 0
Rewriting the characteristic equation in z transform notation,
1 + D(z)G IG2 (z) = 1 + GH(z) = 0
where
G (s) = G (s)G	 =	 G 2/H	 (G ) ,1	 a p	 s ++ nn^	 p
G2 (s) = Gho (s)GT =	 1 - e
-Ts (GT)
s
but
Ts
z = e
G2 (s) 	 z-1)GT
s
Im
Wn2GpGT
D(z)	 HI
	- -------
s2 (s2 + Wn2)
GH(z) (1 - z-1)]
9
Now, it is necessary to determine the open loop transfer function,
GH(z).1
GH(z) = D(z)GlG2(z)
GH(z) = D (z ) --PLT ( T - s in u)nT
)
	z2 + Ez + 1
H	 '"n	 [-(z-l) (z2+Fz+1)
where
2 (u_^j cos 6fiT - sin cUnT)
E
CUnT - s in cu T
n
F = - 2 cos wnT.
The problem now becomes one of determining a digital compensator,
D(z), that will satisfy the requirements imposed on the system.
A Generalized Digital Compensator
A physically realizable digital controller (or compensator),
D(z), may be expressed in the general form
x
10
D(z)
	
a o
 + alz -1 + a 2 z -2 +	 + anz"n
1 4- b i z -1 + b2 z -2 +	 + bmZ -m	 M(z)	 El(z)
where m and n are positive integers. Also E l (z), M(z), dnd F2(z) are
the z transforms of the input, intermediate, and output variables
respectively. Define
M(z) .	 l
E 1 (z)	 1 + b l z -1 + b2 z- 2 +	 + bmz-m
then,
E l (z) = M(z) + b lzM(z) + . . . + bmz mM(z)
m(kT) = e 1 (kT) - b in<i[ (k-1)T] - . . . - bmm[ (k-m)T].
Alternatively,
E2	
_(z)	 -2	 -n
a o + a l z -1 + a 2z +	 + an 
M(z)
from which
E2 (kT) = a0m(kT) + a 1m[(k-1)T] + . . . + anm[(k-n)T].
11
From these results, a generalized block diagram for a digital
controller, D(z), can be represented as in Figure 3. In Figure 3,
either m or n could be the larger integer.l
Determination of a Unique Digital Controller
It is desirable to determine a unique digital controller that can
be implemented by means of integrated circuit digital logic. There-
fore, such a physically constructed digital controller must process
discrete, binary coded signals. In other words, in Figure 3, the input
e 1 (kT), the intermediate variable m(kT), and the output e 2 (kT) must be
binary coded variables.
To implement the block diagram in Figure 3, the operations of
time delaying a signal, multiplying a signal by a constant, and adding
two signals must be accomplished. The details of performing these
operations by means of integrated circuitry and of interfacing the
digital and analog portions of the system with integrated ,circuitry,
are discussed and illustrated in Chapter III.
In the actual choosing of a specific digital controller, D(z),
root locus plots and Bode diagrams were employed.
Root_ locus analy_ is. Since the characteristic equation in the z
domain is an algebraic equation in z, the construction of the z-plane
root loci is the same as the construction of the s-plane root loci,
and the rules of construction of the conventional root locus diagram
are directly applicable*1
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In plotting the root locus in the z-plane:,
GH(z)I = 1
G}i(z) = 1800 + k(3600)
where, as shown previously,
sin uznT
(T-	 ) GnGT	 z 2 + E z+ t
GH(z) =	 n	 D(z)
H	 (z-1) (z 2 + Fz + 1)
Choosing a simple form for th,e digital controller, the following
form was selected. (See Figure 4):
D(z) = ao + 2aoz -1 = ao (1 + 2z-1).
To demonstrate that this digital ontroller can adequately compen-
sate the system, a Fortran computer program, shown in Appendix A,
was employed in conjunction with the IBM 7040 computer to produce data
for the root locus plot shown in Figure 5. The sampling period
selected was 0.01 second.
In the z-plane, the region of stability is the interior of the
unit circle. The C = 0.5 contour is the dotted logarithmic spiral in
Figure 5. 1 From the root locus plot, the dominant pair of closed
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loop roots occur at the C, = 0.5 contour when the total loop gain
is 0.1. Thus, the digital unit gain, a o , is determined as
follows:
ao 
= (total loop gain)H	
= 9,000 .
To insure that the phase margin and gain margin are adequate, a
Bode plot was produced.
Bode plot analysis. A useful characteristic of sampled data
systems is that the frequency response, whether determined in the
z, s, or w plane, is unique.
1
The Bode plot may be constructed using the following relations:
db = 20 lo, IGH(z) l
^ = GH(z)
where z is defined as
z = e
jwT	 0 < wT < 2 .
17
The Bode plot is db and 	 versus w , frequency in the w plane,
w
with w and a
w 
defined by
W
Z-1
z.l
I—w = Im(w) = tan(U,T/2) .
Again, a Fortran program was written (see Appendix B) which
produced the data for the Bode plot shown in Figure 6. From the
Bode plot, the gain and phase margin indicate stability.
Time Domain Analysis
The final theoretical approach to the problem was to utilize
time domain analysis techniques to simulate, on the IBM 7040 computer,
the actual compensated system response.
A sample data system is a dynamic system in which one or more
variables can change only at discrete instants of time. The sampling
operations occur in discrete dynamic elements (the digital controller),
as well as in sample and hold elements.2
In order to describe a sampled data system, the state transition
matrix method may be employed. The equations which describe the
r
operation of the system are most easily determined from the state
2
'"	 transition flow graph.
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The state transition flow graph for the system was determined as
shown in Figure 7.
From the transition flow graph, the following relations were
derived:
xl(t) = x l (t o ) + 1
a-In
sin[« n (t-to )]r.2 (t o ) + 12 [1-^os[aln(t-to)]]
• x3 (to) + I F ( t
-to) - c. sin[c:,n(t-to] ] [R-GTd(kT)
x2 (t) = cos[uan (t- to )] x2 ( t o ) + 1 sin[wn(t- to)]x3(to)
+ H[1- cos[r(t-to)]][R-GTd(kT)]
x3 (t) = cos [u)n
 (t-t o ) ]x3 ( t0 ) - u^ sin[w (t-t o ) ] x2 (to)
+ 1[% sin[cj;n(t-to)]][R-GTd(kT)]
The state transition equations are obtained by substituting
t = (k+l) T
to = kT .
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For the digits 1 cont rollor of Figure 4, the describing equation
is
d z	 = ao (1 + 2z-1)
f dc (z )
dW) = a o (f' dc (kT) + 2[' d (k-1)Tj^
where the input ;. dc must be quantized according to some interfacing
scheme. The scheme chosen for the simulation quantized P dc into
fifteen levels between +2.5 volts and -2.5 volts.
The above state transition L? ,3uations were incorporated in
the Fortran program of Appendix C.
For testing purposes, the input signal is:
r(t)	 = R,74 (t) - µ (t - . 10) 1
R = 5.0 x 104 gm-cm	 .
The system response to this input signal i^ shown in Fi_gtire 8.
Note that the system is indeed stable, and that the settling time
(0.45 sec.) is adequate.
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III. IMPLEMENTATION OF THE DIGITAL
COMPENSATION NETWORK
The implementation of a digital compensation network of the form
D(z) = (z + A)/z (see Figure 9) was approached by two different methods.
The classical approach, implementing a combinational network using a
truth table, was used, in addition to ra more sophisticated arithmetic
unit approach. Compensation networks were designed using both
approaches, as discussed in the following paragraphs.
Combinational Circuit Approach
Combinational circuitry may be used to realize the block diagram
of Figure 9. The function of the combinational circuit is to multiply
the previous value of the input by a constant, and to add this product
to the present value of the input. This can be accomplished with the
block d iagr...n illustrated  in Figure 10.
A four bit (one sign bit and three magnitude bits) representation
was chosen for each input level. Since the immediate past input as
well as the present input are of interest, the output is a function of
eight variables.
A computer program, Appendix D, was written to obtain the truth
table, using the four bit representation for the output. The output
can be represented by four functions, Z l , Z2, Z3, and Z4 , each
23
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representing one bit of the output. From the truth table, these four
fu^ctions are mapped on an eight-variable Veitch diagram, as in Figure 11.
After all the appropriate input states (which are defined by squares on
the diagram) have been designated, they can be grouped to minimize the
circuitry required to implement the output function. 304
The computer program was used to obtain the truth table for two
cases, A = 2 and A = 3. The output functions obtained were mapped,
and, since the functions for the case A = 3 appeared simpler, they
were chosen to be implemented.
The output functions obtained for the case A = 3 are as follows:
Zl = AE + EF + Eu + BCE + BDE + BE}i + CIM
+ ABFG + AFGH + ABCFH + ABDFH + ACDFG
Z2 = A'E'F + E'G'H' + ABEF + ABE'F' 4- ACEF + ACE'F'
+ ADEF + ADE'F' + AEFG + AE'F'G + AEFH + BEFG
+ B'E'FG' + EFGH + AB'C'E'H' + A'B'F'G'H' + ABF'GH
+ BCEFH + BCE'F'^ + BE'F'GH + B'D'E'FH' + C'D'E'FG'
+ C DEFG + A'C'D'F'G'H' + ABCDF'G + A'B'C'EF'G'
+ CDE'F'GH
BI
L
el
8I
27
E
^► A A A
I	 I	 I	 I	 I	 l	 i	 l	 i	 l
I	 I	 I	 I	 I	 I	 I	 I	 I	 I
I	 I	 I	 I	 I	 I	 I	 I	 0
I	 I	 I	 I	 l	 l
I	 I	 I	 I	 I	 I	 I	 I	 I	 I	 I
I	 I	 I	 I	 I	 I	 I	 I	 I	 I	 I	 I
I'	 I	 I	 I	 I	 I	 I	 I	 I	 I
I	 I	 I	 I	 I	 I	 i	 t
I	 I	 I	 I	 I	 I	 I	 I
I	 I	 I	 I	 I	 I	 I I
7T I	 I I I I
I	 l	 l	 I	 I	 I
I	 I	 I	 I	 I	 I!I	 I	 I	 I	 I	 I	 I	 I
I	 I	 I	 I	 I	 I
I I I , Mi l l I Nflai
JD
^D
I I)
G
Fig. 11--Eight variable Veitch diagram for Z1.
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Z3 = A'f3 + Af'3
f3
 = BE'FG + BE'F'G' + B'F'G'H' + C'E'F'H' + CE'F'G'
+ E'FGH + BCE'G'H + BEFG'H' + B'EFG'H + BDE'G'H
+ B'C'DE'F' + B'D'E'F'G + B'C'EFG + BEF'GII + CEFG'H'
+ C'EFG'H + C'D'F'G'H' + B'C'DEFH' + B'D'EFGH' + B'CDE'GH'
+ B'C'D'r'G'H' +- BCDEF'G
Z4 = B'f4 + Bf'4
f4
 = CDF'H' + CE'F'H' + CF'G'H' + CFG'H + C'D'FH' + C'D'F'H
+ C'FGH' + C'EF'H + C'F'GH + DF'G'H' + D'F'GH + D'FGH'
+ EF'GH + DE'F'G'Ii.
These functions require a large combinational network; therefore,
another solution to the problem was sought.
Arithmetic Unit Approach
The elements needed for an arithmetic compensation network are a
delay element, a multiplier, and an adder. A buffer register can be
used as the delay element. Also, if the case A = 2 is chosen to be
implemented, the buffs register can be used as a multiplier, since
multiplying by two in binary corresponds to a shift in the binary point.
M.
	
A parallel adder capable of adding five information bits was
required. The adder network chosen comprises five full adders capable
of adding two information bits together with a carry bit. The full
adder used in this network comprises two half adders and an "or" gate. 43,5
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The fallacy of choosing this adder is that it adds magnitudes.
Since the most significant bit is a sign bit, some provision had to be
made for the sign. The complement of a negative number can be added
readily to a positive number, or vice versa; therefore, a complement
network was necessary in some cases. 6 The one's complement is used in
this system, since it is easier to implement.
The circuitry required for the complement network can be determined
by the construction of a truth table. Since the sign bit determines
whether or not the complement operation should be performed, it
and the input magnitli::e bit must be considered as the inputs in the
truth table.
In order to prevent erroneous outputs during the time the adder
is performing its operation, the output of the adder must be gated
with a clock pulse to insure that only correct information is
transmitted.
The arithmetic compensation network is shown in Figure 13.
Construction of the arithmetic compensation network involves the
i
	 implementation of a multiplier, three identical complement networks, five
full adder units, and a gate network. (The five full adders comprise
the adder shown in Figure _j)
Since the case D(z) _ "`"+' was chosen for implementation, a
z
buffer register is used as a multiplier, and as the one time interval
delay needee for the network. The least significant element in the
register is set -to rrc,. ide a "zero" true output, continuously, thus
performing the multiplicatio., by two function.
s
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Since the truth table for the complement network indicates that
the "exclusive or" function will provide the proper output, "exclusive
or" gates are required for each of the bits representing magnitude.
The combination of NAND gates shown in Figure 14 performs the necessary
operation.
The full adder constructed for the network is a combination of two
half adders and the "or" function. The half adder can be built using
NAND logic as shown in Figure 15.
The full adder is as shown in Figure 16. Five such full adders
comprise she adder unit used in the compensation network.
The gating network required to prevent erroneous output is provided
simply by "ANDing" the adder output with a clock. The clock frequency
is half the input frequency, a.d allows the adder to complete its
operation before any output is emitted.
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Fig. 14--Complement gate.
Fig. 15 - -Hal: adder.
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IV. A DIGITAL PULSE LEAD COMPENSATOR
The system described in this section is based upon a concept
developed in a paper titled "Compensating Pulse-Data Servos" by
Gawlowicz, Taft, and Wijnschenk. 7
 This system comprises five sections
with their functional relationships indicated in Figure 17. The five
sections are the AD (analog to digital) network, the digital proportional
network, the buffer register memory. the pulse compensator section, and
the clock.
As shown in Figure 17, the AD network furnishes a converted error,
signal to both the proportional network section and to the buffer
register., The function of the proportional section is to produce an
output that is equal to its input multiplied by a constant. The
value of this constant may be made adjustable. The second output of the
AD nncI,nrk, which goes to the buffer register, 8 is shifted through
the register by one of the clock signals. This shifting process makes
available the digital value of the previous error signal together with
its present value. This sequential circuit working in conjunction with
the associated combinational circuitry in the digital pulse compensator,
deteraines whether the sense of the error signal is positive or negative,
and whether the error is increasing or decreasing. This information
allows a pulse to be switched into the output where the output may
already be proportional to the input error signal. Pulses having
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the same polarity as the error signal can be switched into the output
lines when the error is positive and increasing. On the other hand,
when the error is positive and decreasing, pulses having opposite
polarity to '-he error signal can be switched into the output.
The clock section furnishes two outputs. The negation output
goes to the buffer register and shifts the register contents on each
negative transition. The assertion output goes to the enabling input
of a gate that controls the width of the compensating pulses. The
clock repetition rate determines how often a compensating pulse may
occur, and the clock pulse width determines the width of each compensating
pulse. Both the pulse repetition rate and the pulse width of the
clock pulses are adjustable.
These component sections, working together, produce a digital
output consisting of two parts. The first part of the output signal
is proportional to the converted analog error signal. The second part
consists of fixed height pulses whose width and polarity can be
controlled. When a pulse control signal occurs, the output level is
switched to the proper value until the pulse control signal ends. At
the end of the pulse control signal, the output level is switched back
to the value at the terminals of the proportional section. The
composite output signal described above is transmitted to the torque
motor through a do power amplifier.
This complete system, except for several resistors and capacitors,
can be constructed using Computer Control Company's p-pac cards.8
J
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The following cards arcs needed:
4	 ST-335 Schmitt Trigger Pac
1	 LD-330 Lamp Driver Pac
BR-335 Buffer Register Pac
1	 BP-330 Blank; P.ac
1	 MV-335 Multivil)rator Clock Pac
1	 DG-335 Selection Gat(! Pac
2	 DI-335 Nand Gate Pac
The next section of this chapter presents in greater detail the operation
of the analog to digital network.
Analog to Digital Network
The analog to digital converter section is a simpl es -pen loop
type. Because the analog error signal is limited in size, the Schmitt
trigger circuits on Computer Control Company's ST-335 4-pac 8 can be
used as level detectors. In fact, four Schmitt trigger circuits are
used to detect positive error levels, and four additional ones are used
to detect negative error levels. The resultant digital output appears
on each of eight lines. Since each level detector is set to trigger
at a specific level, only certain combinations of outputs can possibly
occur. This situation produces many redundancies in the Veitch Diagram 
used to simplify the combinational circuits. This combinational
circuitry is found in the pulse compensation , , ection and will be
discussed in that section of this chapter.
ia
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A given analog error signal will be either positive or negative,
unless it is too small to be detected. Suppose the analog error
is less negative than the smallest negative level, and less positive
than the smallest positive level; then, each of the four negative
level detectors will be activated, and each of the positive level
detectors will not be activated. Under the conditions just described,
the output of the proportional section is zero. In view of the fact
that the Schmitt trigger pac output is (+6) volts (logic one) when it
is not activated, the output of each positive level detector needs to
be inverted. the analog to digital, section is shown as the leftmost
part of Figure 18.
The Digital Proportional Section of the Compensator
One half of the digital proportional section includes four lamp
driver transistor switches. These transistor switches are used to
connect resistors either across an output resistor P or to the positive
supply line. The size of these resistors (R l , R2 , R3 , R4 ) and the
resistor R may be calculated to give a proportional output voltage
across resistor R. In c 4 fec--, the proportional section is a simple
DA (digital to analog) converter. Its resistors are chosen to give
a proportional output rather than the usual direct output. The µ-pac
line8 includes the LD-330 lamp dr ver pac, which has enough switches
on one card to construct the digital proportional section. By referring
to Figure 18, it can be seen how an input level signal can switch the
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proper resistor from ground to the positive supply terminal. The 100 P
resistors shown in Figure 18 are used to limit transistor current
when its collector is switched to ground potential.
The input requirement of the power amplifier is such that neither
of its two input terminals can be permanently grounded. Furthermore,
the direction of the current through the torque motor depends upon
the polarity of the input signal to the power amplifier. These
requirements are responsible for the duplication of elements in the
digital proportional section. For a given polarity of analog error
input to the AD converter section, one particular half of the digital.
proportional section will be in operation. The two halves of the digital
proportional section have a common ground; and, since the high side of
each half connects to only one of the two output lines, the polarity
of the output signal depends upon the half that is in operation.
To summarize, the digital proportional section produces an output
that has the same polarity as, and is proportional to, the converted
analog error input signal. The value for the proportionality constant
was selected on the basis of experimental tests. The gain of the
analog compensator was found to be very close to 2.0, which is the
vale used in the design of the proportional section. The switches with
inputs labeled X and X (shown in Figure 18) are not part of the digital
proportional section. They are used for switching the compensating
pulses into the output, and will be discussed in the pulse section of
this chapter.
42
Buffer Register Memory
The buffer register memory is simply a four element shift
register. $
 The four signal level outputs from the AD converter are
connected to the shift register. These four level signals are shifted
to the output terminals of the register on the negative going transition
of each clock pulse. If the AD converter output changes during the
interval between clock pulses, the voltage levels on the two sides of
the shift register will be different. The signal levels on the two
sides of the shift register, when considered at the same instant of
time, furnish information to the combinational circuitry in the pulse
section of the compensator. There ate two identical buffer register
memories: the one being used is determined by the polarity of the analog
error input to the AD converter. Figure 19 shows a buffer register
memory, and, also, the combinational circuitry that is in the pulse
control part of the digital pulse compensation section.
	 The
next portion of this chapter deals with the digital pulse compensation
section.
The Digital Pulse Section of the Compensator
The digital pulse compensation section includes combinational
circuitry, gating circuitry, and transistor switches labeled X and Y.
The combinational circuitry develops a level control signal used to
generate a pulse. For example, when the analog input error signal is
_t
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positive and increasing, lines marked (A, B, C, D, E', F, F', G') will
have signal levels such that a positive pulse level control will be
produced. This level control signal is allowed to pass though a gate
circuit to transistor switches labeled X in Figure 13. The gate
circuit is enabled by clock pulses so that its output becomes a pulse
control signal. The pulse control signal closes transistor switches X
resulting in a positive pulse of (+6) volts being applied to the output
line connected to the power amplifier. In effect, the output line
is simply transferred from the voltage level present at the proportional
section output to the (+6) volt supply. When the pulse control signal
to transistor switches X is removed, the output voltage level returns
to the value present at the output of the proportional section.
Output pulses of opposite polarity to the error signal can be
obtained by closing transistor switches labeled Y in Figure 18. A
pulse control signal to close switches labeled Y is developed by a
method similar to the one used to develop the X control signal. The
level control signal for this purpose comes from the combinational
circuit whose inputs are from lines (A', C', D', E, G, H). In this
case, the level control signal is also gated by the clock pulse before
being connected to transistor switches Y in Figure 18.
In summary, it may be said that the digital pulse section will
deliver a positive pulse when the error is positive and increasing,
but will deliver a negative pulse when the error is positive and
45
decreasing. There are two other possibilities. When the error is
negative, and is becoming more negative, a negative pulse is delivered.
Finally, when the error is negative, and is becoming less negative, a
positive pulse is delivered. In all cases, the out p ut pulse width is
controlled by clock pulses that can be adjusted. The remaining section
to be discussed is the clock section, and its discussion follows.
The _►amplinL and Pulse Width Control Clock
The clock used in this system is composed of a Self.—starting, free-
running multivibrator, a pulse shaper, and a pulse amplifier. It is a
Computer Control Company's MV-335 4-pac. 8
 The operating frequency is
adjustable in steps by selecting appropriate capacitors, and has an
adjustable resistor on the card for further variation of frequency.
The pulse width is also adjustable from 45 nsec. to the maximum
width of 50 percent of the pulse period.
There are two outputs from this clock. The assertion output delivers
pulses that rise to (+6) volts (logic one), and fall to (0) volts
(logic zero). This particular output enables a gate through which pulse
control levil signals are transmitted. The duration of the clock assertion
pulse thereby determines the duration of the digital compensation pulses.
The negation output, however, delivers pulses that fall from (+6)
volts to (0) volts and return to (+6) volts. This output is connected
to the buffer register and causes it to shift its contents on each
negative transition.
i
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Based on the above considerations, one may observe that the
occurrence and the duration of compensation pulses are controlled
by the clock.
i
V. ANALOG TO DIGITAL CONVERSION
Analog to digital conversion techniques are quite numerous wif-h
respect to methods of implementation. Basically, such digitizing
procedures may be divided into two very general types, those involving
open loop systems and those involving closed loop systems. The
fundamental principles of operation of several AD methods that will
illustrate the aforementioned two general types of systems will be
discussed.
Open Loop AD Converters
Open loop AD converters do not involve feedback. This fact necess-
arily limits the "self error checking" capability of an open loop
system.
Assuming that the analog signal is electrical, this signal could
be used to regulate the frequency of an oscillator, an astable multi-
vibrator for example. The output of this oscillator would then be
counted over a fixed time interval to produce the digital result. 9 This
scheme is illustrated by the block diagram of Figure 20.
Instead of varying the frequency being counted, the time interval
of the counting could be varied as some function of the analog signal,
Both methods require gating circuits, a counter, and two oscillators
or clocks, one of a fixed rate and the other of a variable rate. In
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the first case, the variable clock drives the counter through a gate
that is operated by the fixed clock. In the second case the functions
of the two clocks are transposed, the counter being driven by the
fixed clock, and the gate being operated by the variable clock. These
two schemes, in effect, utilize an intermediate analog. The magnitude
9
of the analog signal is not sensed directly.
An open loop method which does involve direct level detection is
a direct threshold detection converter shown functionally in Figure 21.
The system illustrated is capable of two bit binary resolution of an
analog signal within a range from 0 to E volts. The accuracy of such
a system is largely dependent upon the quality of the comparators or
level detectors employed in the circuit. An ideal comparator would be
enabled as soon as the voltage exceeded its threshold level, and the
device would he disabled as soon as the input level dropped below the
threshold level. In the actual case, the enabling and disabling levels
differ by a finite amount. The higher the quality of the comparator,
the smaller the difference between enabling and disabling levels be-
comes. No information is gained if the levels of two comparators over-
lap.
As might be inferred from Figure 21 a resolution of n bits requires
2n - 1 comparators. Such a system then, although capable of good speed,
is limited in applicability because of the complexity required for high
resolution and the comparator sensitivity limitations. 10
S!tquential approximation converters require only n comparators
for a resolution of n binary bits. Figure ?2 is a block diagram of
i
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Fig. 21--Two bit direct threshold detection converter.
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a three bit sequential approximation converter. The encoding range is
assumed to be from 0 to E volts. The enabling level of each comparator
is determined by its initial setting and a shift. The initia l se-ting
of a comparator is the amount of voltage represented by an assertion
of the bit which the comparator determines. The indicated shift is the
sum of the initial settings of enabled comparators that determine higher
order bits. In practice, the reference voltage applied to all comparators,
other than the comparator determining the most significant bit, would
be supplied by a digital to analog conversion device. The existence
of a DA converter will be assumed for the moment.9
The preceding examples represent some of the basic principles
employed in open loop converters. As previously mentioned such
systems do lack an ability to sense or correct any error in digitization.
Open loop systems are capable of relatively high speeds and are appli-
cable as lou resolution systems.
Closed Loop AD Converters
Closed loop converter operation is illustrated by Figure 23. The
closed loop AD converter consists of a difference detector or comparator,
an open loop AD converter, and a DA converter in the feedback path.
The conversion process is implemented until the feedback analog is
determined to be equal to the analog input; then the conversion process
is stopped and the digital output is read or stored.
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For th r^ most part, t:, Iosed loop converters operate ei.t,',1er on a
subranging principle or on a counting principle. Considering subranging
first, this principle first detects which one of several equal incre-
ments of the input range contains the analog input. Once this incre-
ment is determined, the increment is the "divided" into the same number
of equal parts as was the input rang: in the initial step. The process
would then be CIALLinued until the desired resolution was reached. If
such a process has S subranges per trial, the ►; after T trials a
resolution of one part in S T will be obtained. 10
Figure 24 is a block diagram of a subranging converter. Such a
system must be synchronous, and, therefore, requires a clock. The
system must either contain as many comparators as there are subranges
per step, or else one comparator must successively have the proper
reference voltages applied to implement this action. The control
register and programmer contain logic circuits and appropriate DA net-
works to implement the necessary comparisons. 10
Figure 25 shows the process of subranging. The first conversion
step divides the full scale voltage into subranges, in this instance
four. The subrange containing the analog is determined. This subrange
is then divided into four parts and the process repeated. A subranging
converter, operating in the mode that is defined by Figure 25, would be
capable of a binary resolution of four bits.
r'
If a subranging converter has two subranges per step, it is known
as a successive approximation converter. In the event that the desired
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resolution is achieved in one step, the subranging process is identical
to the direct threshold converter of Figure 21. Subranging converters
are necessarily complex because of the amount of logic circuitry required
to implement the subranging. 10
Converters operating on a counting principle are the other basic
closed loop converter type. Figure 26 shows such a converter. The
clock is used to run the counter whose output is fed into a buff--r
register. The counter also supplies the input !.r, a I)A converter.
The counter is allowed to count until the analog feedback is equal
to the analog input. When the comparator detects this null state,
clock pulses to the counter are inhibited. The programmer implements
readout r:. the digital result and resets the counter to the initial
state.
10
The basic counter converter can provide a readout only at intervals
of time that are equal to the time required for the counter to count
the maximum number of counts. Also, the signal presented to the con-
verter must be continuou p during the conversion interval or sample
and hold circuitry is required. 10
The basic counter converter may be modified to give a continuous
readout if the input signal does not change at a rate faster than that
represented by one count. If the signal meets this requirement, the
counter section may be modified to function as an tip-down counter. The
programming and control register directs an up count when the comparator
detects that the analog input exceeds the feedback analog. A down count
is directed when the feedback analog exceeds the input analog.10
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The AD converters presented by no means encompass all of the
known system types. It is true that all AD systems encompass some of
the principles put forth in this presentation.
Digital to Analog Conversion
A digital to analog converter transforms a digital '^iput into a
representative analog output. For the purposes of this consideration
of DA methods, an analog conversion of a binary coded digital input
will be examined.
To convert a digital signal into an analog signa _, one of two
principles must be employed. Figures 27 and 28 illustrate the equiva-
lent networks of the two principles.
A DA converter implementing its operation in the manner of Figure
27 requires an operational amplifier and z netvork of appropriately
weighted resistors. The gain of an operational amplifier operating in
the feedback mode as an amplifier may be expressed by the following
equation:
R 
R 
where G is the gain, Rf is the value in ohms of the feedback resistor,
and R  is the value in ohms of the input resistance. The negative sign
results from the inherent inversion of an operational amplifier.
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R
Fig. 28--Equivalent circuit of a four bit DA converter using
a bilateral switching network.
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In the case of the conversion of a four bit digital input to an
analog output, as shown in Figure 27, Ri
 will consist of four binary
weighted resistors. The assertion of a bit connects the resistor
representing that bit to the reference source. The most significant
bit would be represented by resistor 2R. The value of the feedback
resistor would be one half that of the resistor representing the most
significant bit. Vo , the output voltage, may be expressed as:
R
Vo
	R q Vref
Req is the parallel combination of the resistors representing
asserted bits. The voltag,:r inversion requires that the reference
voltage have a polarity that is opposite in sign to the desired out-
put polarity. 11
The analog of a digital input may be achieved by a converter
whose equivalent circuit is represented by Figure 28. 'e output of
this network is taken across resistor RT
 which is equal ;,n ohms to
the resistor representing the least significant bit. If a bit is not
asserted, the representative resistor is grounded and is in parallel
with the terminating resistance. The advantage of such a network is
that it presents a constant impedance to the load. The disadvantage
is that care must be taken to insure that the output is not affected
by the load resistance,9
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Bipolar Conversion
To this point no consideration has been given either to the
digitizing of a bipolar signal or to the conversion of a digital
signal to a bipolar analog. Needless to say, bipolar signals do
exist and must be taken into account.
With regard to AD conversion of a bipolar input sign?, the sim-
plest procedure, in principle, is to offset the in put signal so that
the converter .always is presented with a unipolar signal. Another
alternative would involve the utilization of two unipolar converters
of opposite polarity conversion capability. Some polarity sensing
device could be used to gate the input to the appropriate network.
Or, ii-.stead of two converters, one unipolar converter and a polarity
sensor could be used either to gate the input directly to the converter
or, if the input were of incorrect polarity, the sensor would cause the
analog to be passed through an inverter before being presented to the
AD converter. Still a fourth method, which would be applicable only
to closed loop systems employing a DA converter in the feedback loop,
would be to generate a bipolar feedback analog. This would require that
the comparator be capable of accepting both positive and negative
input signals and reference voltages in addition to being capable of
discriminating absolute voltage magnitudes.
In the case of any bipolar AD conversion of n bits, one bit
must necessarily be interpreted as a sign bit; the remaining n-1
bits will be available for magnitude representation. 9 If the AD
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output is to be an input to a standard logical arithmetic unit, some
coding of the AD output may be Lequired so that, for example, 1100
and 0100 may be interpreted as quantities of opposite sign b..t equal
in absolute magnitude.
Bipolar DA conversion can be achieved by using the sign bit of
the digital input to select the reference voltage of proper polarity
that is to be applied to the network. 9
 In another application the
sign bit could be used either to produce the analog directly or to
cause the analog to be directed through an inverter before appearing
at the output terminals. 9
 At first glance, it would appear that the
latter method of DA conversion might be the most desirable, since
only a single polarity reference is required. However, the inversion
process, would probably be implemented by an operational amplifier
having unity gain. An operational amplifier would require both positive
and negative supply voltages; hence, no Deal simplification would result.
Systems Under Consideration for Implementation
For the digital system under study, it has been decided to construct
an AD converter which will provide a digital output of three binary
coded bits plus a sign bit. It is desired that this converter be
constructed of integrated logic components.
Since the number of bits of resolution to be used currently is
relatively low, ordinarily complex AD systems have not been eliminated
from consideration. The determining factor in the choice of a system,
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at present, is the availability of appropriate components. Every
attempt is being made to employ equipment that is either on hand or
is readily available from manufacturers of integrated circuit elements.
D.00 methods of AD conversion are currently being investigated.
One system will operate as a direct threshold detection converter
along the principles of the converter of Figure 21. In order to
realize a conversion of three binary magnitude bits plus a sign bit,
the system requires fifteen level detectors and appropriate combinational
circuitry to give an output coding that would be compatible with the
proposed system's arithmetic unit. In order to increase the magnitude
resolution of the AD converter by one bit, an additional sixteen level
detectors would be required; and, as a consequence, the coding circuitry
would be made more complex. For these reasons, an expansion of this
system is not planned. Such a converter is being examined because the
necessary basic components are available. Furthermore, it is felt
than satisfactory operation may be achieved with a minimum of experiment-
ation, and that design and fabrication of auxiliary components may be
held within feasible limits.
The second AD system being considered is a basic counter converter
similar to that of Figure 26. A more complete block diagram of the
system under investigation is shown in Figure 29. As in the case of
Figure 26, the counter is clock driven and is permitted to run until
the comparator detects that the feedback analog exceeds the input
analog, at which time, the counter will be inhibited. The counter
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will function in the binary mode, with the 0000 state being eliminated
by presenting it I in the least significant bit, in conjunction with the
reset command from the master control. The master control will supply
the reset to the counter section, and will gate the counter output
to the buffer. The input to the output buffer will be gated so that
the buffer will hold th y conversion result until a new conversion has
occurred. The DA feedback analog will be generated by an array whose
principle of operation was defined by Figure 28 and the related text.
The level detector or comparator being considered for use in this
AD process is currently a pA710 high-speed, differential comparator
manufactured by Fairchild Semiconductor. Investigation of the properties
of this device, in particular the input impedance matching, is in progress.
The impedance presented by the error signal source and the DA network
to the comparator must be as nearly equal in magnitude as possible,
and of an order less than 200 ohms.
The counter stage can be realized by the application of one of
several types of integrated circuit counter blocks on hand. The master
control unit will actually consist of counter stages whose outputs will
be logically combined to yield the required timing and control pulses.
At present, an integrated circuit DA converter is not available
commercially. This ha: required the design, fabrication, and investi-
gation of several configurations. Initially, an attempt was made to
implement the DA conversion by means of an operational amplifier and
summing resistor network similar in principle to Figure 27. However,
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it was found that the changing input impedance presented by the
summing network did not permit proper functioning of the operational
amplifier.
DA systems currently under investigation can be represented by
the equivalent circuit of Figure 28. As previously noted, such a
configuration presents a constant impedance to the load. However,
the magnitude of the resistors that must be employed so as not to
exceed the current rating of the switching elements is such that the
output impedance is considerably greater than 200 ohms, the maximum
input impedance to the comparator. 12 This condition requires the use
of an impedance matching network between the DA output and the comparator
input.
A network that functions in the desired DA mode has been devised
using conventional elements. It is being refined to improve both
precision and switching time. The maximum switching speed of the
DA governs the maximum conversion speed of the AD system.
The ability of this system to digitize a bipolar input signal. is
to be realized by offsetting the analo, input signal. A precision
reference will be employed as the offset voltage.
Evaluation of the Systems to be Implemented
The open loop system will,in theory, lend itself to fa^rication
from available elements. An offsetting of the input signal would not
be necessary, since level detectors capable of sensing both positive
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and negative levels are at hand. The fabrication of such a system
will not yield a system which can be readily modified to give higher
resolNtion, but the resultant system could be made compatible with
the logic circuitry, and it should entail fewer problems than the closed
loop device.
Since the number of bits of resolution to be employed at present
is not necessarily fixed in number, it is desirable to have a system
under study that will lend itself to modification for increased
resolution. The counter converter fulfills this qualification of
expandability. Although the problems to be surmounted before a funct-
ional model is available are more numerous than in the case of the
open loop system, it is felt that a satisfactory device can be
implemented.
n
VI. TECHNIQUES FOR FUTURE CONSIDERATION
The following paragraphs deal with three areas of interest
encountered in the synthesis of the accelerometer loop compensation
network. Each interest area is briefly outlined and 13 then examined
as a possible method to be selected for synthesizing the digital
compensator.
,uantizing Effects
Using sampled-data control techniques, a sampled-data system may
be compensated theoretically. The digital controller may be described
by the block diagram of Figure 3. The only restrictions placed
on the digital compensator (by sampled-data theory) is that the
multiplier constants be A'inite.
In practice, however, the actual implementation of the digital
controller using integrated circuitry places further restrictions
on the multiplier constants. The field of allowable values for the
constants is determined by the circuit configuration to be used in
implementing the block diagram of Figure 3, and by the encoding method
to be used in quantizing the input signal of the digital controller.
Mathematical formulation of these allowable fields must be accomplished
before these effects may be employed in designing a digital compensator.
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Optimal Control 1"heory
One branch of optimal control theory, discrete dynamic programming,
is especially suited for uee in the analysis ox digital systems.
Discrete dynamic programming may be used, in general, to determ, to
the controller for an mth order system. 'Me m th order system may be
described by the following set of first girder linear differential
equations:
.
x i	= f i (x l ,	 . . , xm) u l ,	 . , u s , t)	 i	 1, 2 9	. , m
	
where u l , . . ., us
 are the system inputs; x l ,	 ., xm, the state
variables.
It is proposed that the integral, termed 11, e cost function,
T
V =f(X'Ax + u' Hu)dt
0
be minimized by choosing the system inputs as specific functions
of time. x and u are vectors of the m state variables and s forcing
functions. A and H are symmetric, constant matrices.
The discrete version of the above system is given by the
following relations:
LA
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x - Bx+Cu
N-I
V - -, (x' nAxn + u' nHun)h .
n-0
The time interval T is subdivided into N equal intervals h, and
the forcing function u are to be held constant during each subinterval.
Solving the set of m first- . order differential equations, the
following transition equation is found:
+1 a Fxn+En.
When the series V is minimized by the choice of u a, ul, ...,uN 1,
the result is a function only of the initial state •'o , because ,x.11 is
obtained from xx,1_ l by the transition equation.
It may be shown that
Vn ( 0) - -x-0GnXo
Un = - Dnxo
-
where G  and Dn are matrices defined below:
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D= (hH + E'G
n-l
E1-1 E'Gn-1Fn
Gn
 = (A + DnHDn )h + (F - EDn ) I Gn-1 (F - ED n).
These equations form an iterative process to be carried out from
n = 1 to n = N. At each subinterval of time, the forcing functions
which will minimize the cost V are produced.
In assessing the practicability of the above design procedure,
it should be noted that the iterative equations are well suited for
use on a digital computer. They can be programmed in matrix form,
which is convenient for high-order systems.
A disadvantage of discrete dynamic programming is that each
forcing function u  is formed as a linear combination of all the
state variables. However, in practice, all the state variables are
seldom accessible. Fortunate'y, techniques are available to eliminate
some of the state variables from the feedback matrix.
For the accelerometer control loop, it is desirable to eliminate
two state variables from the feedback matrix. Then one could
determine the forcing function u (at each subinterval) that would
drive a given disturbance value of beta to zero in minimum settling
time. The forcing function u could be produced as a time varying
sequence of numbers whose magnitudes depend upon the size of the
disturbance of beta.
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Linear Sequential Machines
The basic building blocks from which any linear network can be
realized are linear machines, whose transfer functions are described
by a rational form in the delay operator P(D)/Q(D). It can be
shown that linear (binary) sequential machines have the characteristics
of these network building blocks. 13 The linear sequential machines
discussed here will be binary machines.
Linear sequential machines are, by definition, sequential
machines whose next state and output are linear functions of the
previous state and the present input. Linear switching networks, as
they are often called, are particularly useful as code generators
or code translators. 13
A given transfer function in the delay operator, D. may be
realized with a linear sequential machine comprising a finite
number of modulo-two adders (exclusive-or elements) and storage devices
(shift register elements). 14 The simplicity of these circuit elements
makes the linear sequential machine an attractive approach in realizing
transfer functions.
As an example of transfer function realization, suppose machine A
has the transfer function:
T(D) =	 1 + D
1 +D2 +D3
A
Machine A is implemented as shown in Figure 30.
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Input
Output
Mod. 2 Adder
	 Unit Delay
T(D) =
	
1+D
1 + D + D
Fig. 30--Standard realization of machine A.
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Optimal control theory, as discussed in the previous section;,
proposes a technique for determining the forcing function u which
will drive a given error disturbance P to zero in a minimum amount
of time. The forcing function can be produced as a time varying
sequence of numbers whose magnitudes depend upon the magnitude of
the disturbance.
This time varying sequence may be generated with a linear
sequential machine, and this function of the machine could be
termed "code generation" or "code translation". Suppose P is
r
encoded using n bits, and that a unique sequence is to be generated
for all possible values of	 For a serial input there will be a
serial output: one output bit upon acceptance of each input Lit with
k additional bits of output, where k is the number of unit delays
in the machine. Therefore, the length of the output sequence is
not restricted to the length of the input sequence n, but is equal
to n + k. Since there is a unique output for each input, there is
R
a transfer function which describes the function of the sequence
generator; this transfer function may be realized in the same manner
as shown in Figure 30.
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